Obserwuj
Daniel D. Gajski
Daniel D. Gajski
Professor of Computer science, University of California at Irvine
Zweryfikowany adres z uci.edu
Tytuł
Cytowane przez
Cytowane przez
Rok
High—Level Synthesis: Introduction to Chip and System Design
DD Gajski, ND Dutt, ACH Wu, SYL Lin
Springer Science & Business Media, 2012
21672012
Specification and design of embedded systems
DD Gajski, F Vahid, S Narayan, J Gong
Prentice-Hall, Inc., 1994
10011994
Hypertool: A programming aid for message-passing systems
MY Wu, DD Gajski
IEEE transactions on parallel and distributed systems 1 (3), 330-343, 1990
9871990
SpecC: Specification language and methodology
DD Gajski, J Zhu, R Dömer, A Gerstlauer, S Zhao
Springer Science & Business Media, 2012
9192012
Transaction level modeling: an overview
L Cai, D Gajski
Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware …, 2003
8632003
Guest editors' introduction: New VLSI tools
Gajski, Kuhn
Computer 16 (12), 11-14, 1983
6231983
An introduction to high-level synthesis
P Coussy, DD Gajski, M Meredith, A Takach
IEEE Design & Test of Computers 26 (4), 8-17, 2009
5642009
Principles of digital design
DD Gajski
Prentice Hall, 1997
4541997
Embedded system design: modeling, synthesis and verification
DD Gajski, S Abdi, A Gerstlauer, G Schirner
Springer Science & Business Media, 2009
4242009
Cedar: a large scale multiprocessor
D Gajski, D Kuck, D Lawrie, A Sameh
ACM SIGARCH Computer Architecture News 11 (1), 7-11, 1983
3651983
A second opinion on data flow machines and languages
DD Gajski, DA Padua, DJ Kuck, RH Kuhn
Computer 15 (02), 58-69, 1982
3531982
Introduction to high-level synthesis
DD Gajski, L Ramachandran
IEEE Design & Test of Computers 11 (4), 44-54, 1994
3171994
Specification and design of embedded hardware-software systems
DD Gajski, F Vahid
IEEE Design & Test of Computers 12 (1), 53-67, 1995
3101995
Silicon compilation
DD Gajski, ND Dutt, BM Pangrle
2861987
Essential issues in multiprocessor systems
DD Gajski, JK Peir
Computer 18 (06), 9-27, 1985
2491985
Electronic system-level synthesis methodologies
A Gerstlauer, C Haubelt, AD Pimentel, TP Stefanov, DD Gajski, J Teich
IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 2009
2472009
RTOS modeling for system level design
A Gerstlauer, H Yu, DD Gajski
Embedded Software for SoC, 55-68, 2003
2372003
Design tools for intelligent silicon compilation
BM Pangrle, DD Gajski
IEEE transactions on computer-aided design of integrated circuits and …, 1987
2181987
System design: a practical guide with SpecC
A Gerstlauer, R Dömer, J Peng, DD Gajski
Springer Science & Business Media, 2012
2022012
A binary-constraint search algorithm for minimizing hardware during hardware/software partitioning
F Vahid, DD Gajski, J Gong
Proceedings of the conference on European design automation, 214-219, 1994
1841994
Nie można teraz wykonać tej operacji. Spróbuj ponownie później.
Prace 1–20