Obserwuj
Simon Moore
Simon Moore
Professor of Computer Engineering, University of Cambridge
Zweryfikowany adres z cl.cam.ac.uk - Strona główna
Tytuł
Cytowane przez
Cytowane przez
Rok
Low-latency virtual-channel routers for on-chip networks
R Mullins, A West, S Moore
ACM SIGARCH Computer Architecture News 32 (2), 188, 2004
6602004
Efficient physical embedding of topologically complex information processing networks in brains and computer circuits
DS Bassett, DL Greenfield, A Meyer-Lindenberg, DR Weinberger, ...
PLoS computational biology 6 (4), e1000748, 2010
4142010
The CHERI capability model: Revisiting RISC in an age of risk
J Woodruff, RNM Watson, D Chisnall, SW Moore, J Anderson, B Davis, ...
ACM SIGARCH Computer Architecture News 42 (3), 457-468, 2014
3092014
Improving smart card security using self-timed circuits
S Moore, R Anderson, P Cunningham, R Mullins, G Taylor
Proceedings Eighth International Symposium on Asynchronous Circuits and …, 2002
2752002
CHERI: A hybrid capability-system architecture for scalable software compartmentalization
RNM Watson, J Woodruff, PG Neumann, SW Moore, J Anderson, ...
2015 IEEE Symposium on Security and Privacy, 20-37, 2015
2552015
A communication characterisation of splash-2 and parsec
N Barrow-Williams, C Fensch, S Moore
2009 IEEE international symposium on workload characterization (IISWC), 86-97, 2009
2442009
The frequency injection attack on ring-oscillator-based true random number generators
AT Markettos, SW Moore
Cryptographic Hardware and Embedded Systems-CHES 2009: 11th International …, 2009
2082009
Point to point GALS interconnect
S Moore, G Taylor, R Mullins, P Robinson
Proceedings Eighth International Symposium on Asynchronous Circuits and …, 2002
1862002
The design and implementation of a low-latency on-chip network
R Mullins, A West, S Moore
Proceedings of the 2006 Asia and South Pacific Design Automation Conference …, 2006
1752006
A power and energy exploration of network-on-chip architectures
A Banerjee, R Mullins, S Moore
First International Symposium on Networks-on-Chip (NOCS'07), 163-172, 2007
1432007
Balanced self-checking asynchronous logic for smart card applications
S Moore, R Anderson, R Mullins, G Taylor, JJA Fournier
Microprocessors and Microsystems 27 (9), 421-430, 2003
1352003
Security evaluation of asynchronous circuits
JJA Fournier, S Moore, H Li, R Mullins, G Taylor
Cryptographic Hardware and Embedded Systems-CHES 2003: 5th International …, 2003
1282003
Bluehive-a field-programable custom computing machine for extreme-scale real-time neural network simulation
SW Moore, PJ Fox, SJT Marsh, AT Markettos, A Mujumdar
2012 IEEE 20th International Symposium on Field-Programmable Custom …, 2012
1252012
Beyond the PDP-11: Architectural support for a memory-safe C abstract machine
D Chisnall, C Rothwell, RNM Watson, J Woodruff, M Vadera, SW Moore, ...
ACM SIGARCH Computer Architecture News 43 (1), 117-130, 2015
1032015
Demystifying data-driven and pausible clocking schemes
R Mullins, S Moore
13th IEEE International Symposium on Asynchronous Circuits and Systems …, 2007
932007
Self calibrating clocks for globally asynchronous locally synchronous systems
SW Moore, GS Taylor, PA Cunningham, RD Mullins, P Robinson
Proceedings 2000 International Conference on Computer Design, 73-78, 2000
932000
An energy and performance exploration of network-on-chip architectures
A Banerjee, PT Wolkotte, RD Mullins, SW Moore, GJM Smit
IEEE Transactions on Very Large Scale Integration (VLSI) Systems 17 (3), 319-329, 2009
882009
Security evaluation against electromagnetic analysis at design time
H Li, AT Markettos, S Moore
Tenth IEEE International High-Level Design Validation and Test Workshop …, 2005
822005
Implications of Rent's rule for NoC design and its fault-tolerance
D Greenfield, A Banerjee, JG Lee, S Moore
First International Symposium on Networks-on-Chip (NOCS'07), 283-294, 2007
772007
Capability hardware enhanced RISC instructions: CHERI instruction-set architecture (version 7)
RNM Watson, PG Neumann, J Woodruff, M Roe, H Almatary, J Anderson, ...
University of Cambridge, Computer Laboratory, 2019
722019
Nie można teraz wykonać tej operacji. Spróbuj ponownie później.
Prace 1–20