Follow
Paul Scheffler
Title
Cited by
Cited by
Year
Indirection stream semantic register architecture for efficient sparse-dense linear algebra
P Scheffler, F Zaruba, F Schuiki, T Hoefler, L Benini
2021 Design, Automation & Test in Europe Conference & Exhibition (DATE …, 2021
112021
Banshee: A fast LLVM-based RISC-V binary translator
S Riedel, F Schuiki, P Scheffler, F Zaruba, L Benini
2021 IEEE/ACM International Conference On Computer Aided Design (ICCAD), 1-9, 2021
92021
Cheshire: A lightweight, linux-capable risc-v host platform for domain-specific accelerator plug-in
A Ottaviano, T Benz, P Scheffler, L Benini
IEEE Transactions on Circuits and Systems II: Express Briefs, 2023
72023
A high-performance, energy-efficient modular DMA engine architecture
T Benz, M Rogenmoser, P Scheffler, S Riedel, A Ottaviano, A Kurth, ...
IEEE Transactions on Computers, 2023
62023
Sparse Stream Semantic Registers: A Lightweight ISA Extension Accelerating General Sparse Linear Algebra
P Scheffler, F Zaruba, F Schuiki, T Hoefler, L Benini
IEEE Transactions on Parallel and Distributed Systems 34 (12), 3147-3161, 2023
32023
AXI-pack: Near-memory bus packing for bandwidth-efficient irregular workloads
C Zhang, P Scheffler, T Benz, M Perotti, L Benini
2023 Design, Automation & Test in Europe Conference & Exhibition (DATE), 1-6, 2023
22023
Soft tiles: Capturing physical implementation flexibility for tightly-coupled parallel processing clusters
G Paulin, M Cavalcante, P Scheffler, L Bertaccini, Y Zhang, F Gürkaynak, ...
2022 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 44-49, 2022
22022
SARIS: Accelerating Stencil Computations on Energy-Efficient RISC-V Compute Clusters with Indirect Stream Registers
P Scheffler, L Colagrande, L Benini
arXiv preprint arXiv:2404.05303, 2024
2024
Near-Memory Parallel Indexing and Coalescing: Enabling Highly Efficient Indirect Access for SpMV
C Zhang, P Scheffler, T Benz, M Perotti, L Benini
arXiv preprint arXiv:2311.10378, 2023
2023
Iguana: An End-to-End Open-Source Linux-capable RISC-V SoC in 130nm CMOS
T Benz, P Scheffler, J Schönleber, L Benini
RISC-V Summit Europe 2023, 2023
2023
Accelerating Irregular Workloads with Cooperating Indexed Stream Registers
P Scheffler, L Benini
RISC-V Summit Europe 2023, 2023
2023
The system can't perform the operation now. Try again later.
Articles 1–11